

8		7		6		5		4		3		2		1											
D	PAGE	CONTENTS													UPB PGA370/810										D
	1	COVER PAGE													REV 1.1										
	2	SYSTEM BLOCK DIAGRAM													REVISION 1.0 TO 1.1 CHANGES: 1) CHANGED PINNOUT OF CPU FAN HEADER (FAN_HEADER). 2) CHANGED NET NAME CORE_PWR_OK TO CORE_PWR_OK*. 3) ADDED MORE POWER AND GROUND NETS TO UPB/BB CONNECTOR. 4) CHANGED UPB/BB CONNECTOR TO 430 MIL STACKING HEIGHT.										
	3	CLOCK DRIVER																							
	4	CLOCK TERMINATORS																							
	5	PGA370																							
	6	PGA370 DECOUPLING																							
	7	GTL TERMINATORS																							
	8	P/O GMCH																							
	9	P/O GMCH																							
C	10	P/O GMCH													C										
	11	P/O GMCH																							
	12	DIMM																							
	13	VIDEO SDRAM																							
	14	CORE REGULATOR																							
	15	BULK DECOUPLING																							
	16	LINEAR REGULATORS																							
	17	HECETA & STICHING CAPS																							
	18	ITP																							
	19	UPB/BB CONNECTOR																							
B																									
A																									
8		7		6		5		4		3		2		1											

DRAWING

LAST TIME SAVED: Thu Jun 21 13:12:02 2001

INTEL CORPORATION

5000 W. CHANDLER BLVD

CHANDLER, AZ 85226

DOCUMENT NUMBER


PAGE

1

REV

1.0

SYSTEM BLOCK DIAGRAM




DRAWING

LAST TIME SAVED: Thu Jun 21 13:12:02 2001

INTEL CORPORATION 5000 W. CHANDLER BLVD CHANDLER, AZ 85226	DOCUMENT NUMBER	PAGE 2	REV 1.0
--	-----------------	-----------	------------

8 7 6 5 4 3 2 1



DRAWING

LAST TIME SAVED: Thu Jun 21 13:13:07 2001

INTEL CORPORATION
5000 W. CHANDLER BLVD
CHANDLER, AZ 85226

DOCUMENT NUMBER

PAGE

3



REV

1.0

CLOCK TERMINATORS

CAD NOTE:

ANY SIGNALS THAT CROSS PLANE SPLITS WILL REQUIRE STITCHING CAP ON BOARD DECOUPLING PAGES.





CAD NOTE:

GMCH AND CPU FROM CK_WHITNEY TO RESISTORS SHOULD BE LESS THAN 200 MILS.

CAD NOTE:

CK_WHITNEY TO RESISTORS SHOULD BE LESS THAN 500 MILS.



DRAWING

LAST TIME SAVED: Thu Jun 21 13:13:10 2001

INTEL CORPORATION
5000 W. CHANDLER BLVD
CHANDLER, AZ 85226



DOCUMENT NUMBER

PAGE

4

REV


1.0




1. PULLUP VALUES NEED TO BE 450 OHMS OR LESS ON CMOS SIGNALS TO SUPPORT CUMINE. SIMULATIONS MAY SHOW 1K ARE OK


LAST TIME SAVED: Thu Jun 21 13:13:08 2001

DOCUMENT NUMBER	PAGE	REV
	5	1.0









CAD NOTE:

M_MAX[7:4], M_CKE[1..0],
M_CS[3..0] NEED TO BE
10 MIL WIDTH WITH 10 MIL
SPACING. USE MINIMUM
ROUTING LENGTH.

P/O GMCH

DRAWING

LAST TIME SAVED: Thu Jun 21 13:13:11 2001

INTEL CORPORATION
5000 W. CHANDLER BLVD
CHANDLER, AZ 85226


DOCUMENT NUMBER

PAGE


9

REV

1.0




DOCUMENT NUMBER	PAGE	REV
	10	1.0




DOCUMENT NUMBER	PAGE	REV
	11	1.0



DOCUMENT NUMBER	PAGE	REV
	12	1.0





LAST TIME SAVED: Thu Jun 21 13:13:15 2001

DOCUMENT NUMBER	PAGE	REV
	14	1.0

8

7

6






5

4

3

2

1



BULK DECOUPLING

DRAWING

LAST TIME SAVED: Thu Jun 21 13:13:15 2001

INTEL CORPORATION
5000 W. CHANDLER BLVD
CHANDLER, AZ 85226


DOCUMENT NUMBER

PAGE

15

REV

1.0





LINEAR REGULATORS

DRAWING

LAST TIME SAVED: Thu Jun 21 13:13:16 2001

INTEL CORPORATION 5000 W. CHANDLER BLVD CHANDLER, AZ 85226	DOCUMENT NUMBER	PAGE 16	REV 1.0
--	-----------------	------------	------------





ITP

DRAWING

LAST TIME SAVED: Thu Jun 21 13:13:06 2001

INTEL CORPORATION
5000 W. CHANDLER BLVD
CHANDLER, AZ 85226

DOCUMENT NUMBER	PAGE	REV
	18	1.0

